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We propose a surface potential-based polycrystalline-silicon thin-film transistors 
(poly-Si TFTs) compact model taking a non-equilibrium state into account. A drain 
current model considers grain boundary (GB) trap-related physical phenomena: 
composite mobility of GB and intragrain, GB bias-induced mobility modulation, 
transient behavior due to carrier capture and emission at GBs, pinch-off voltage 
lowering, and GB trap-assisted leakage current. Besides, photo-induced current 
behavior is also considered by introducing quasi-Fermi potential. A capacitance 
model is derived from physically partitioned terminal charges and coupled to the drain 
current behavior. This compact model allows us to accurately simulate static 
characteristics of various types of poly-Si TFTs including temperature and luminance 
dependence. Furthermore, this model succeeded to simulate frequency dependence of 
circuit performance derived from the trap-related transient behavior, which was 
verified by evaluating delay time in a 21-stage inverter chain. The good agreements 
with the measurements of both static and dynamic characteristics confirm the validity 
of the compact model.   
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simulation, SPICE 
*E-mail address: ikeda@hermes.esys.tsukuba.ac.jp 
 - 1 - 
1. Introduction 
 
 Polycrystalline-silicon thin-film transistors (Poly-Si TFTs) have been 
increasingly used for the pixel and driver circuits in flat-panel displays application such 
as smart phones, tablet PCs, and LCD/OLED TVs. High mobility and stability of poly-
Si TFTs are preferable to reduce pixel circuits area for high resolution displays and to 
realize a “system-on-glass” which provides various functional circuits on the 
periphery of a display. Electrical property of poly-Si TFTs is influenced by poly-Si 
grain size (Lg) and grain boundary (GB) trap charge [1], [2]. Accordingly, poly-Si TFTs 
show various output characteristics depending on the fabrication process. Therefore, 
accurate compact model for circuit simulation is a key issue to design display circuits 
employing poly-Si TFTs. Thus far, several poly-Si TFTs compact models have been 
proposed for circuit simulations [3]−[5]. These are threshold voltage (V )-based 
piecewise models in which model equations are provided for the individual 
operational regions of poly-Si TFTs. Connecting the individual equations requires 
artificial parameters, which sometimes causes a simulation error. Besides, the terminal 
capacitances in their models are not generated from the partitioned terminal charges 
but composed analytically. This is one of the reasons for breaking the charge 
conservation law in circuit simulation [6].  To improve the above drawbacks in the 
previous models, a surface potential-based poly-Si TFTs (defined hereinafter as SPT) 
model was proposed [7]. This model well reproduces various static output 
characteristics of poly-Si TFTs. However, it in insufficient to describe GB trap-related 
physical phenomena: GB bias-induced mobility modulation (GBMM) [8], transient 
current due to carrier capture and emission at GBs or time domain mobility 
modulation (TDMM) [9], pinch-off voltage lowering (PVL) [10]. In addition, it is 
th
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impossible to describe photo-induced current [11] peculiar to display circuits. 
Therefore, more physical and widely applicable poly-Si TFTs compact model has been 
required. The purpose of this work is to propose a new generation of SPT model to 
satisfy the above requirements.
 
2. Modeling Framework 
 
 A. Assumptions  
 
 A poly-Si film is divided by grains and the GBs run through the film 
perpendicular to the surface. Free carriers in poly-Si are trapped at the GBs giving rise 
to the GB barrier potential. In a TFT structure, distribution of electrostatic potential 
becomes two-dimensional and complicated. Then, we introduce several assumptions to 
make a new SPT compact model simple. 
(A-1) A GB trap state density model is symmetric between acceptor- and donor-types. 
(A-2) Intragrain (IG) surface potential is calculated with spatially averaged GB trap 
charge density. 
(A-3) GB potential at poly-Si surface is calculated based on the IG surface potential. 
(A-4) Electric field is set to be zero at the back surface. 
(A-5) GB trap charge is unchanged along the channel. 
(A-6) Photo-injected carrier density is constant. 
(A-7) Quasi-Fermi potential of hole φfp is evaluated in the flat-band condition. 
The (A-2) overestimates the GB trap charge and the (A-3) underestimates the channel 
free charge in subthreshold region. However, this is reasonable in on-region. We give 
priority to on-region in a compact model. The (A-5) was confirmed by device 
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simulation [10] to work approximately at the least in the linear region. The (A-7) is 
allowable because hole density does not affect the on current. In addition, the flat-band 
state is a unique point for us to evaluate the φfp. The (A-1), (A-4), and (A-6) are trivial.  
 
B. GB Trap Model 
 
 We define an acceptor- and a donor-type trap state density per unit GB area as 
    (1) tote )](exp[)( NNN cAt +−= φφγφ
and  ,  (2) tote )](exp[)( NNN vDt +−= φφγφ
where φ c and φ v refer to the conduction- and valence-band potentials, Nte, Nto, and γ 
are the model parameters. When we consider GB trap charge as neutral in the flat-
band condition (φ = 0), effective trap density per unit GB area N t (φ ) is described as 
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where pt and nt refer to the hole and electron trap density, respectively (Fig. 1). Then, 
average GB trap charge density per unit volume qt (φ ) is given [12] by 
 )(2)( φφ t
g
t NL
qq ⋅=  .    (4) 
 
C. Photo-induced effect 
 
 Illumination causes Fermi-level split and flat-band voltage (Vfb) shift. In n-
channel (n-ch) TFTs, electron Fermi potential stays almost the same at the Vfb because 
electron can commute between the n+ region and the channel region giving rise to an 
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increase in the Vfb as illustrated in Fig. 2. Considering carrier balance, the Vfb shift φo 
and the φ fp are given by 
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and  [ ])](exp[sinh2ln1fp fofo φφββφβφφ −++=  . (6) 
Here, nph refers to the photo-injected carrier density and β stands for q/kT.      
  
D. Surface and GB Potentials 
 
 Figure 3 defines physical quantities discussed in this section. Based on (4) and 
(6), Poisson equation for surface potential is written as 
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By integrating (7) from φb to φs, surface charge Qs is obtained as 
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On the other hand, back surface potential φb is related to φs by 
 2Si2
t
s
b
bs ⋅−= ε
ρφφ  ,    (9) 
where, ρb and tSi refer to the charge density at back surface and poly-Si film thickness. 
Then,  ),()( geffox bsss QVC φφφ =−       (10) 
determines φs. The Vgeff is defined by Vgs −Vfb. 
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 GB potential is formed by the deviation of charge density in the vicinity of the 
GB from that in the IG. Then, Poisson equation for the GB potential is written as
 [ ])exp()exp(]))((exp[]))((exp[)( fpfp22 ff
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with notation of φ′f ≡ φf −φs, and φ′fp ≡ φfp −φs. By integrating (11) from 0 to φt, GB trap 
charge Qt is obtained as 
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Then,  )()( tsttt qNQ φφφ +=    (13) 
determines φt. 
 
E. Drain Current 
 
 Drain current equation in on-region follows the surface potential-based 
modeling scheme [13], [14]. Then, the drain current is expressed as 
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where Qn refers to the free charge density per unit surface area and subscript ‘0’ and 
‘L’ denote source and drain edges, respectively. The Qn is obtained by subtracting 
depleted body charge Qb from the surface charge Qs given by (8). The Qb is defined as 
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Then, total drain current is given by 
  ,  (16) hcoffonds )( fIII ⋅+=
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where Ioff is the off-current discussed later,  fhc is the hot carrier factor [15].  
 
F. Terminal Charges and Capacitances 
 
 According to the surface potential-based modeling scheme, gate charge Qg is 
expressed as 
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In general, terminal charge is the charge responding the terminal voltage. Therefore, 
when we define source charge Qs, the Qs does not respond to the drain voltage, that is, 
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The Qs is physically partitioned, and consequently, drain charge is given by 
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On the other hand, Qg is invariant under a simultaneous voltage shift with arbitrary 
value at the individual terminals. This principle leads to 
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This gives a relationship between the gate-to-source and gate-to-drain capacitances 
Cgs and Cgd, that is, 
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Q
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g
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Based on (17) and (21), Cgs and Cgd are obtained.      
 
3. GB trap-induced physical phenomena 
 
 - 7 - 
A. Composite Mobility 
 
 Poly-Si film is considered as a series resistance composed of IGs and GBs. IG 
mobility decreases with the vertical gate electric field. Since various factors affect the 
carrier transport, the IG mobility is semi-empirically modeled [16] as 
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where Es.eff refers to the effective gate electric field and μigo, gn, Eo are the model 
parameters. GB carrier transport is controlled by thermionic emission at GBs. The GB 
mobility is modeled [1], [2] as 
 )exp(gbogb tgL βφμμ =  ,  (23) 
where μgbo is the model parameter. Based on (22) and (23), unified composite 
mobility μu is given by 
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When Lg is small or gate electric field is weak, low GB mobility dominates the total 
mobility as illustrated in Fig. 4. 
 
B. GBMM effect 
 
 Output characteristics of poly-Si TFTs deviate from the scaling law of long 
channel MOSFETs. Figure 5 shows the output characteristics of TFTs with Lg = 86 
nm and effective channel length Leff = 3.4, 5.2, and 16.8 μm at Vgs = 10.5 V which are 
normalized at Vds = 0.2 V. Pinch-off voltages of the TFTs are almost the same. 
However, drain current anomalously increases with Vds as the Leff decreases. This is 
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caused by the conductance or mobility modulation of poly-Si film. Linear current-
voltage (I-V) characteristic of IG is expressed as 
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and nonlinear I-V characteristic of GB is expressed as 
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where nig, vth, and Vδ refer to the IG carrier density, thermal velocity, and the 
parameter of the voltage drop at GBs. The gig and ggb are the IG and GB conductance. 
While Vds is small, Vgb increases with Vds and low GB conductance dominates the 
drain current and keeps on increasing. Beyond the balancing point between the IG and 
GB conductance, Vgb saturates and the IG conductance controls the drain current 
instead and the anomalous current increase ceases as illustrated in the inset of Fig. 5. 
This behavior is described by the following equation which is obtained by equating 
(25) with (26). 
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This equation indicates that gig /ggb and Lg /Leff are the parameters to influence the Vgb. 
In other words, this is a scaling equation for the GBMM effect.  
 
C. TDMM effect 
 
 TDMM effect is a transient phenomenon derived from carrier capture and 
emission at GBs, which is observed when switching on and off a poly-Si TFT. Poly-Si 
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film contains average trap density on the order of 1018 cm−3 [17], which corresponds 
to life time of 1 ns by rough estimation. Accordingly, when switching on, remaining 
holes in the IGs rapidly recombine with electrons and the IGs reach almost stationary 
state in 1 ns or so. Then, electron capture follows at the GBs accompanying the 
increase in the GB barrier height (Fig. 6). This increase in the barrier height causes the 
GB mobility modulation. The above statement was verified by 2-D device simulation 
[18]. The device parameters are: L = 6.0 μm, Lg = 300 nm, Tsi = 50 nm, and gate oxide 
film thickness Tox = 145 nm. The GB trap density model is given as follows. 
  . (28) ]/)exp[()( ta WEENEN ct −=
The trap parameters are: Nta = 5.0×1021 cm−3eV−1, W = 0.025 eV. The capture cross 
section of electron and hole are σn = 1.0×10−15 and σp = 1.0×10−13 cm2, respectively. 
The gate voltage Vgs was switched on from 0.0 to 3.3 V in 20 ns. Figure 7 shows the 
transient behavior of the surface and back-surface potential, while Fig. 8 shows that of 
the GB barrier height and drain current. In Fig. 7, the back-surface potential fluctuates 
in the rising time and reaches almost stationary state in 30 ns, right after the bias rise. 
In Fig. 8, the drain current begins decreasing simultaneously with the increase in the 
barrier height at 20 ns. Switching-off transient behavior is similarly verified. As a 
result, we have only to consider carrier capture and emission at GBs to model TDMM 
effect. 
 In the case of mono-energetic trap state, rate equation for electron capture is 
described [19], [20] by  
 )(
cap.
ttn
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dn −⋅⋅= ,    (29) 
where cn stands for σnvth, and life time τ is given by (cn⋅n)-1. By using time step Δt, 
(29) can be rewritten as 
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We expand (30) to continuously distributed trap states at channel surface (Fig. 9) with 
assumption of simple superposition. Then, we obtain the time variation of trap charge 
density as 
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Here, the second factor in the integrand substantially behaves as Δt /τ ≈ 1 with φ larger 
than a critical value φc. In addition, we can focus on the surface region because the 
trap state density is exponentially high near the conduction-band edge and potential 
increases near the surface. Then, (31) is simplified as 
 ∫ − −−−≈〉〈 0    s2 )],()([ )(4 s ttcsgt dtnNΔtELqQ φ ϕϕϕτφφΔ  .  (32) 
The Es refers to the surface electric field. This integral means the subtraction of the 
transient trap density from the stationary trap density. Then, (32) is rewritten as 
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where φ ts refers to the transient surface potential or trap filling level in the GB trap 
and φc in (32) was replaced by φ ts. On the other hand, the trap term in (8) can be 
rewritten by using (4) as follows. 
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Here, 〈Qt〉 refers to the GB trap charge density per surface area. In transient state, only 
φ ts varies, and consequently, (34) becomes 
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Finally, we obtain the relationship between the time variation of φ ts and that of 〈Qt〉 in 
the case of switching-on as 
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When switching-off, the relationship is similarly obtained as 
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These relationships describe the trap-related transient behavior. 
 
D. PVL effect 
 
 GB traps are terminated through hydrogenation process such as diffusion from 
silicon nitride (SiNx) film deposited by the plasma-enhanced chemical vapor 
deposition (PE CVD) method. When the hydrogenation efficiency is low, huge 
amount of traps remain at the GBs, and then, PVL phenomenon appears. Gate voltage 
dependence of the observed pinch-off voltage becomes smaller than that of the ideal 
pinch-off voltage Vgs –Vth keeping linear relationship between them as shown in Fig. 
10. There are two possible mechanisms for the PVL phenomenon. One is GB current 
saturation. When the GB trap density is high, most of the bias is applied to GBs. Since 
GB current is proportional to the difference in the carrier density across the GBs, the 
current does not increase further as long as the source-side barrier height remains the 
same as shown in Fig. 11. The other is “early depletion” at the drain edge. When the 
IG conductance at the drain edge decreases to become comparable with the GB 
conductance, current also saturates even when the IG region is not depleted. This is 
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because current saturation is caused by the increase in the voltage drop near the drain 
edge. In any case, pinch-off appears earlier than in the ideal case. Considering the 
complicated physics in the PVL phenomenon, we adopt a semi-empirical model for 
the PVL by employing the relationship in Fig. 10 expressed as 
 p.idealpvlp.observed VV ⋅= α  .    (38) 
 
E. Off Current 
 
 In the off-state of poly-Si TFTs, drain current consists of three components: 
generation, gate-induced drain leakage (GIDL) [21], and diffusion current. Since 
poly-Si film contains huge number of traps, many carriers are generated via the traps 
in the depletion region of the drain junction. The generation current model is 
described by 
 )exp()0( gendsgenogen βφ−⋅= VNWII t  ,  (39)  
where Igeno is the model parameter, Nt(0) and φgen refer to the trap density at the mid 
gap and activation potential for the generation. The GIDL is enhanced through 
tunneling via traps in poly-Si TFTs [22]. Then, the GIDL current becomes 
temperature dependent because the trap-assisted process is thermally activated. The 
trap-assisted GIDL current model is described by 
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where Agidl, BBgidl, Cgidl are the model parameters and φgidl is the activation potential. 
The diffusion current becomes dominant when poly-Si TFTs are illuminated. Since 
electron is minority carrier in Vgs < Vfb, photo-generated electron diffuses to the drain 
region of n-ch TFTs. The diffusion current model is described by 
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where Idio, αdi are the model parameters and N is the average carrier density per 
surface area. 
 
4. Comparison with Measurements
 
A. Sample Preparation 
 
 Poly-Si TFTs with bottom-gate structure were fabricated on glass substrates. 
At first, the gate electrodes of molybdenum were defined. Then, silicon oxide (SiO2) 
gate-insulator and amorphous silicon (a-Si) films were deposited successively by the 
PE CVD method, followed by the excimer laser annealing (ELA) crystallization 
process. Thickness of the gate-insulator was an alternative of 65 or 145 nm and that of 
a-Si was 40 nm. Poly-Si grain size was controlled by changing the ELA condition. 
Poly-Si islands were defined after the ion implantation for n+ and LDD regions with 
dosage of 7.5×1019 and 1.8×1017 cm-3, respectively. A composite inter-layer of SiO2 
and SiNx films were deposited successively by the PE CVD method. Before the 
metallization, hydrogenation of poly-Si film was performed by 2-hour annealing at 
400˚C in N2 atmosphere, capped with the inter-layer SiNx film.  
 
B. Static Characteristics 
 
 Here, we verify the validity of the static characteristics of the model. All the 
evaluated samples are n-ch device without LDD structure and have drawn channel 
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length (L) of 20 μm in common. Figures 12 and 13 show output characteristics of 
type-1 and -2 poly-Si TFTs with same dimension of Tox = 65 nm, Lg = 86 nm, and 
respective channel length L = 18 and 6 μm. In Fig. 12, drain current is well reproduced 
by the model. In Fig. 13, drain current keeps on increasing beyond the pinch-off point 
and current value is higher than that estimated in Fig. 12 by a simple scaling raw at 
any Vds. The GBMM effect is well reproduced by the SPT model. Figure 14 shows 
output characteristics of a type-3 TFT with Tox = 145 nm, Lg = 260 nm, and L = 18 μm. 
This sample has no inter-layer SiNx film, then, the poly-Si film is not hydrogenated. 
Closed circles in the output characteristics show the ideal pinch-off voltage evaluated 
by the Vth value. The ideal pinch-off voltages seem higher for the output 
characteristics. The PVL effect is also well reproduced here. Model parameters for 
output characteristics of type-1 to -3 are listed in Table-I. Figure 15 shows transfer 
characteristics of a TFT with Tox = 65 nm, Lg = 120 nm, and L = 8 μm at four different 
temperatures. Drain current increases with temperature as a whole. In the off-region, 
the plateau and the Vgs dependent portions respectively correspond to the generation 
and trap-assisted GIDL currents. Activation energy of the trap-assisted GIDL is 
smaller than that of the generation. Figure 16 shows transfer characteristics of a TFT 
with Tox = 145 nm, Lg = 300 nm, and L = 18 μm with five illumination levels including 
a dark state. Drain current in off- and sbthreshold-regions increases with the 
luminance, while on-current remains almost the same. This is a big difference from 
the temperature dependence in Fig. 15. Finally, Fig. 17 shows Vds dependence of the 
terminal capacitance Cgs and Cgd of the TFT in Fig. 12. As shown in Figs. 12-17, the 
SPT model can simulate static characteristics of poly-Si TFTs with good accuracy. 
 
C. Dynamic Characteristics 
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  Dynamic characteristics significantly influence the transient analysis of circuit 
simulations. Most essential issue in poly-Si TFTs is the TDMM effect. Figure 18 
shows measured and simulated transient currents by single switching-on of an n-ch 
TFT with LDD structure and Tox = 145 nm, Lg = 300 nm, and L = 9 μm. The drain 
current decays from high initial current value in millisecond time range. Such current 
decay can cause frequency dependence of circuit performance. Figure 19 shows 
simulated transient currents by sequential switching at 100 Hz and 1 kHz. Higher 
peak and larger decay current is observed in the case of 100 Hz driving. This 
frequency dependence is derived from the transient behavior of the GB traps. Figure 
20 shows simulated transient potential φ ts corresponding to the current in Fig. 19. In 
100 Hz driving, φ ts decreases sufficiently in the off-time and rapidly increases at 
switching on. This causes higher peak and larger decay current. In 1 kHz driving, on 
the other hand, φ ts cannot decrease much in the off-time, and consequently, φ ts stays 
within high value range. This causes lower peak and smaller decay current. 
 Following the previous discussion, a 21-stage inverter chain was prepared to 
verify the model performance by evaluating the frequency dependence of the delay 
time. The device parameters are Tox = 145 nm, Lg = 300 nm, and L = 9 μm for both n- 
and p-ch TFTs of the inverter. N-ch TFTs have channel width W = 20 μm, overlap 
capacitance Cgso = Cgdo = 3.13 fF, and LDD structures on both source and drain sides 
with resistance R-LDD = 3.8 kΩ. P-ch TFTs have W = 30 μm and Cgso = Cgdo = 4.35 fF. 
Input voltage (Vin) of the inverter chain was set to be same as the high DC voltage 
(Vdd). Figure 21 shows measured and simulated frequency dependence of the delay 
time. The measured delay time increases with the frequency as a whole. We find that 
 - 16 - 
this frequency dependence is well reproduced only by incorporating the TDMM effect. 
Without the TDMM effect, frequency dependence does not appear. 
 
6. Conclusions
 
 A new generation of SPT model has been developed considering the effect of 
carrier capture and emission, photo-induced carrier injection, and PVL phenomenon 
on the carrier transport. This model has realized simulation of GB trap-related 
frequency dependence of circuit performance and that of photo-induced current 
behavior. This model is the most suitable to simulate poly-Si TFTs circuits in display 
device with good accuracy.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 - 17 - 
[List of References] 
 
[1] J. Y. W. Seto, “The electrical properties of polycrystalline silicon films,” J. Appl. 
Phys., vol. 46, pp. 5247-5254, Dec. 1975. 
[2] G. Baccarani, B. Riccò, and G. Spadini, “Transport properties of polycrystalline 
silicon films,” J. Appl. Phys., vol. 49, pp. 5565-5570, Nov. 1978. 
[3] C. C. Li, H. Ikeda, T. Inoue, and P. K. Ko, “A physical poly-silicon thin film 
transistors model for circuit simulations,” in IEDM Tech. Dig. (Washington DC), Dec. 
1993, pp. 497-500. 
[4] M. S. Shur, H. C. Slade, M. D. Jacunski, A. A. Owusu, and T. Ytterdal, “Spice 
models for amorphous silicon and polysilicon thin film transistors,” J. Electrochem. 
Soc., vol. 144, pp. 2833-2839, Aug. 1997. 
[5] G.-Y. Yang, S.-H. Hur, and C.-H. Han, “A physical-based analytical turn-on 
model of polysilicon thin-film transistors for circuit simulation,” IEEE Trans. 
Electron Devices, vol. 46, no. 1, pp. 165-172, Jan. 1999. 
[6] R. Gharabagi and M. A. El-Nokali, “A charge-based model for short-channel 
MOS transistor capacitances,” IEEE Trans. Electron Devices, vol. 37, no. 4, pp. 1064-
1073, Apr. 1990. 
[7] H. Ikeda, “Surface potential based poly-Si thin-film transistor model for spice,” in 
IEDM Tech. Dig. (San Francisco, CA), Dec. 2006, pp. 183-186. 
[8] H. Ikeda, “Analysis of grain boundary induced nonlinear output characteristics in 
polycrystalline-silicon thin-film transistors,” Jpn. J. Appl. Phys., vol. 45, no. 3A, pp. 
1540-1547, Mar. 2006. 
 - 18 - 
[9] H. Ikeda, “Characterization of switching transient behaviors in polycrystalline-
silicon thin-film transistors,” Jpn. J. Appl. Phys., vol. 43, no. 2, pp. 477-484, Feb. 
2004. 
[10] H. Ikeda and N. Sano, “Pinch-off voltage lowering in polycrystalline silicon thin-
film transistors,” Jpn. J. Appl. Phys., vol. 50, 014301, Jan. 2011. 
[11] H. Ikeda, “Photon-induced current of polycrystalline-silicon thin-film 
transistors,” Appl. Phys. Lett., vol. 78, no. 21, pp. 3259-3261, May 2001. 
[12] H. Ikeda, “Evaluation of trap states in polycrystalline-silicon thin-film transistors 
by mobility and capacitance measurements,” J. Appl. Phys., vol. 91, no. 7, pp. 4637-
4645, Apr. 2002. 
[13] J. R. Brews, “A charge-sheet model of the MOSFET,” Solid-State Electron., vol. 
21, pp. 345-355, Jun. 1978. 
[14] M. M.-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, “Unified 
complete MOSFET model for analysis of digital and analog circuits,” IEEE Trans. 
Comput.-Aided Des., vol. 15, no. 1, pp. 1-7, Jan. 1996. 
[15] W. Liu, X. Jin, X. Xi, J. Chen, M.-C. Jeng, Z. Liu, Y. Cheng, K. Chen, M. Chan, 
K. Hui, J. Huang, R. Tu, P. K. Ko, and C. Hu, “BSIM3v3.3 MOSFET Model User’s 
Manual,” University of California, Berkeley, CA 94720, 2005. 
[16] S. R. Banna, P. C. H. Chan, M. Chan, and P. K. Ko, “A physically based compact 
device model for fully depleted and nearly fully depleted SOI MOSFET,” IEEE Trans. 
Electron Devices, vol. 43, no. 11, pp. 1914-1923, Nov. 1996. 
[17] G. Fortunato and P. Migliorato, “Determination of gap state density in 
polycrystalline silicon by field-effect conductance,” Appl. Phys. Lett., vol. 49, no. 16, 
pp. 1025-1027, Oct. 1986. 
 - 19 - 
[18] ATLAS software, Silvaco International, 4701 Patrick Henry Drive, Bldg. 2, 
Santa Clara, CA 95054, U.S.A. 
[19] W. Shockley and W. T. Read, “Statistics of the recombinations of holes and 
electrons,” Phys. Rev., vol. 87, no. 5, pp. 835-842, Sep. 1952. 
[20] R. N. Hall, “Electron-hole recombination in germanium,” Phys. Rev., vol. 87, pp. 
387-387, 1952. 
[21] J. Chen, T. Y. Chan, I. C. Chen, P. K. Ko, and C. Hu, “Subbreakdown drain 
leakage current in MOSFET,” IEEE Electron Device Lett., vol. 8, no. 11, pp. 515-517, 
Nov. 1987. 
[22] J. G. Fossum, A. O.-Conde, H. Shichijo, and S. K. Banerjee, “Anomalous 
leakage current in LPCVD polysilicon MOSFET’s,” IEEE Trans. Electron Devices, 
vol. 32, no. 9, pp. 1878-1884, Sep. 1985. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 - 20 - 
[List of figure captions] 
 
Fig. 1.  A diagram for the symmetric GB trap state density model. Effective acceptor-
type trap density is defined by  nt (−φ +φ f ) − nt (φ f ). 
Fig. 2.  A band diagram at MOS surface. (a) Dark (equilibrium) state. Ef coincides 
with Efm. (b) Illuminated state. Electron Fermi level Efn coincides with Efm. Surface 
band bends upward due to the split in Ef.  
Fig. 3.  A band diagram of a poly-Si TFT channel region. Carrier trapping at GBs 
causes barrier potential. GB potential is measured from the base surface potential. 
Neumann boundary condition is applied at the back surface. 
Fig. 4.  Vgs dependence of composite mobility μu composed of IG and GB mobility.  
Fig. 5.  Drain current normalized at Vds = 0.2 V. Current increases anomalously with 
Vds as Leff decreases despite almost the same pinch-off voltage. In this bias region, GB 
conductance is dominant. Beyond the critical point, IG conductance becomes 
dominant instead (inset).    
Fig. 6.  Origin of the TDMM effect in switching on. (a) Electron capture process at 
GBs.  (b) Electron capture and increase in GB barrier height. 
Fig. 7.  Device simulation result of switch-on time evolution of the IG back-surface 
potential and potential difference between the both surfaces.  
Fig. 8.  Device simulation result of switch-on transient drain current and the GB 
barrier height at the surface.  
Fig. 9.  Definition of continuously distributed trap states in the channel surface.   
Fig. 10.  Relationship between observed pinch-off voltage and ideal one. For 
convenience, we evaluated the observed pinch-off by gds-minimizing point Vmin. 
Thickness of SiNx film controls hydrogenation efficiency in poly-Si.  
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Fig. 11.  Device simulation result in the case of high GB trap density. Most of the bias 
is applied to the GB. 
Fig. 12.  Output characteristics of a poly-Si TFT with Tox = 65 nm, Lg = 86 nm, and L = 
18 μm. 
Fig. 13.  Output characteristics of a poly-Si TFT with Tox = 65 nm, Lg = 86 nm, and L 
= 6 μm. 
Fig. 14.  Output characteristics of a poly-Si TFT with Tox = 145 nm, Lg = 260 nm, and 
L = 18 μm. Poly-Si film is not hydrogenated. Closed circle refers to the ideal pinch-off 
voltage. 
Fig. 15.  Transfer characteristics of a poly-Si TFT with Tox = 65 nm, Lg = 120 nm, and 
L = 8 μm at four different temperatures.  
Fig. 16.  Transfer characteristics of a poly-Si TFT with Tox = 145 nm, Lg = 300 nm, and 
L = 18 μm with five illumination levels. Photo-1 to -4 correspond to the nphs of 
1.40×1013, 4.30×1013, 1.10×1014, and 1.42×1014 cm-3. 
Fig. 17.  Vds dependence of terminal capacitance Cgs and Cgd of a poly-Si TFT with Tox 
= 65 nm, Lg = 86 nm, and L = 18 μm. 
Fig. 18.  Measured and simulated transient current by single switching of an n-ch TFT 
with LDD structure with Vds = 0.2 V. 
Fig. 19.  Simulated transient current by sequential switching of an n-ch TFT with 
LDD structure (Vds = 0.1 V). (a) 100 Hz switching case.  (b) 1 kHz switching case. 
Fig. 20.  Simulated transient potential φ st by sequential switching of an n-ch TFT with 
LDD structure (Vds = 0.1 V). (a) 100 Hz switching case.  (b) 1 kHz switching case. 
Fig. 21.  Measured and simulated frequency dependence of delay time in a 21-stage 
inverter chain. Open circle refers to the measured data. 
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[Table captions and tables] 
 
Table I.  Model parameters for output characteristics of poly-Si TFTs in Figs. 12-14. 
 
Parameter Type-1 Type-2 Type-3 
Nte  ( cm-2 eV-1 ) 1.20×1013 1.32×1013 3.72×1013
Nto  ( cm-2 eV-1 ) −4.00×1011 −4.00×1011 1.60×1012
γ  (eV-1 ) 3.57 3.70 2.15 
Vfb  ( V ) −3.0 −3.2 −11.7 
μigo  ( cm2 V-1s-1 ) 1.10×103 1.20×103 1.00×103
gn  ( 1 ) 0.56 0.40 0.10 
Eo  ( V cm-1 ) 1.7×104 1.1×104 1.0×104
μgbo  ( cm V-1s-1 ) 1.18×107 1.06×107 1.10×108
αgbmm  ( 1 ) 0.09 0.14 0.01 
αpvl  ( 1 ) 1.00 1.00 0.443 
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